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Abstract— A major threat in extremely dependable high-end 
process node integrated systems in e.g. avionics are no failures 
found (NFF). One category of NFFs is the intermittent resistive 
fault, often originating from bad (e.g. via- or TSV-based) 
interconnections. This paper will show the impact of these faults on 
the behavior of a digital CMOS circuit via simulation. As the 
occurrence rate of this kind of defects can take e.g. one month, 
while the duration of the defect can be as short as 50 nanoseconds, 
to evoke and detect these faults is a huge scientific challenge. An on-
chip data logging system with time stamp and stored environmental 
conditions, along with the detection, will drastically improve the 
task of maintenance of avionics and reduce the current high 
debugging costs. 
Keywords—Dependability; Reliability; No Faults Found; Intermittent 
Resistive Faults; Evoking & Detection of Intermittent Faults 
 
I. INTRODUCTION 
The drawback of the developments in dimensions and 
complexity of electronic integrated systems ranging from 
Systems-on-Chip (SoC) up to Printed-Circuit Board (PCB)-based 
cabinets is a serious reduction in dependability. In the above 
electronic systems, interconnection wiring is heavily dominating 
the infrastructure and hence potential faults in these parts are 
extremely important. 
One category of interconnection faults which is extremely 
difficult to detect is the No-Fault-Found (NFF), although they are 
known under many different names [1, 2]. A specific category of 
NFFs is intermittent resistive faults (IRF), characterized by 
random low-level resistive (burst) occurrences in time, randomly 
fixed in locations, but repairable (at least in PCBs and cabinets) if 
found. By definition, also intermittent opens (R=∞) and shorts 
(R=0) are included in this class. Several examples of measured 
intermittent resistive fault are known, e.g. [3], and one measured 
by us is shown in Figure 1. This category of faults ranks among 
the highest in terms of occurrence (>50%) as well as cost and is 
expected to increase in future technology nodes [4]. 
The most likely root cause of intermittent resistive faults is 
marginal or unstable interconnections. In advanced integrated 
circuits there are a high number of interconnection wires and 
vias. In terms of aging they can be subject to electro migration, 
temperature and mechanical stress [5] causing increased 
instability. In the emerging 3D chips many very deep and stress-
sensitive Through-Silicon Vias (TSVs) are used as inter-
connection [6].  
In the above cases intermittent faults from interconnect could 
occur. These interconnections can be used to connect transistors 
at chip level, but also digital as well as analogue/mixed-signal 
chips in the case of PCBs or as IPs in a (3D-TSV) SoC. For 
simplicity, we will limit their influence to inputs, outputs and 
power-supply lines of digital CMOS circuits in this paper. 
The paper is organized as follows. In section 2, a generic 
simulation model for intermittent resistive faults (IRF) is 
introduced, based on our and others experiences in practice. This 
model is suitable to be introduced in our fault-injection based 
CAD environment for evaluating the behaviour of digital CMOS 
circuits under intermittent resistive faults. Section 3 shows 
Cadence simulation results of a full-adder circuit where inputs 
and power-supply are subject to IRFs, while the output (logic) 
behaviour as well as the supply current is being evaluated. 
Section 4 deals with the first challenge to detect IRFs in digital 
circuits based on the previous observations; also boundary 
conditions  and  an  infrastructure  are  suggested  for  providing  
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Figure 4.  Simulation of a full adder under influence of an IRF in input Cin. a) 
logic scheme of a full adder in 45nm NAN CMOS library, b) used IRF input 
pattern at input Cin (red star shows under which condition a logic error occurred, 
value on top is the Iddt value), c) the simulated functional output voltages of the 
full adder, including the dynamic power current. Red stars indicate functional 
logic failures. 
circuits. As a simple example we have used a static CMOS full-
adder circuit, its sum and carry outputs latched in D-type flip-
flops, in 45nm NAN CMOS technology. The circuit operates at a 
clock frequency of 3.3GHz (0.3ns). The logic scheme of the 
combinational part is depicted in Figure 4a; its transistor 
implementation is provided at a lower hierarchical level. The 
single (statistically) generated IRF in the carry Cin input is shown 
in Figure 4b.  
 
Figure 5.  Detail of simulation of a full adder under influence of an IRF in input 
Cin. Shown is the dynamic power current in the fault-free (black) and faulty (red) 
situation (top) as is the distorded input voltage of Cin (bottum). 
 The flip-flop clock clk, inputs (X, Y, Cin) and output (S, S-
FF, CO, C-FF) voltages, and dynamic supply current Iddt are 
shown in Figure 4c.  
 As can be seen in Figure 4c, the carry input Cin has been 
disturbed by the IRF (a burst of 20 pulses), but only in two cases 
(red star) this has translated into an incorrect logic output after 
the flip-flops. This is because digital CMOS circuits are very 
robust with regard to disturbances; or in terms of testing, most of 
the faults (IRF) are being masked. However in the analogue 
dynamic power current (Iddt), disturbances can be noticed 
(bottom Figure 4c).  
 In Figure 5 a detail is depicted of this dynamic power current 
under these conditions. A difference of around 200µA can be 
seen in the fault-free (black) and IRF case (red); these values can 
be detected by existing Iddt monitors (resolution 2µA) [3]. 
Embedded current instruments for IRFs will be the subject of 
another publication. 
 It is obvious that the relation of the used clock frequency in 
the system and the value of the resistive fault are of crucial 
importance. Hence it is no surprise that in the case of the largest 
resistance, the biggest problems can be anticipated. Also the 
other two inputs (X and Y) of the full adder have been evaluated, 
but the one shown previously (Cin) shows the largest impact on 
logic output and dynamic current.  
 As another experiment, also an IRF has been inserted in the 
Vdd line; the generated IRF at Vdd is identical to Figure 4b. The 
resulting outputs are shown in Figure 6a, while a detail of Vdd 
and Iddt are shown in Figure 6b. 
As can be concluded from the above simulation results, the 
impact of an IRF on Vdd (as well as Ground) is quite large. 
From these results, it becomes clear that analog data is the best 
way of monitoring IRFs in digital circuits, thus avoiding the 
logic masking of IRFs. 
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b) 
Figure 6.  a) The  resulting output caused by an  IRF at the Vdd of the full adder, 
and (b detail of simulated Vdd voltage of the full adder, including the Iddt 
current. 
  
IV. DETECTION AND DATALOGGING OF IRFS 
There are two main problems with IRFs in a real-life situation 
[11-13]. The first is the moment of occurrence, which can be any 
time in the future; major issue is that in worst cases it occurs 
rarely, and hence a very long test time is required or an online 
test solution has to be found. This will be treated in detail in 
section V. 
The second problem is that the duration of the occurrence can 
be very short, and often comes in bursts. This requires detection 
of very short events, and in terms of a pure digital approach, 
often very high sample rates or accurate small-delay control. 
As previously discussed, the issue of no faults found (NFF) is 
a major source of maintenance costs, especially in avionics. The 
fact that the only provided information is that the digital system 
has failed in operation, while during testing in the lab the system 
behaves well suggests (which explains the expression NFF) that 
very probably the conditions in the lab are not identical as when 
the fault occurred. Often, the exact power-supply conditions and 
environmental conditions (temperature, vibration) [5] are 
unknown. Providing this data to the test lab would dramatically 
increase the probability of failure detection during lab testing. 
In the next paragraphs these last two issues will be dealt with 
in more detail. 
A. Detection  of Bursts of Long-Duration Resistive  Pulses 
 Whether or not an IRF manifests itself as a logic fault, or is 
masked, depends on a number of factors. Lets assume rising-
edge clocks are used for sampling in the (state-storing) flip-
flops. Important is the clock frequency being used in the circuit, 
and the momentary resistive R value of the IRF pulse(s). If the 
clock frequency is much faster than the pulse, and the RC (rise 
& fall) time of the IRF is much larger than the clock, logic faults 
are likely to appear. These are in general easy to detect; in the 
case of a burst of similar pulses (in time and R value) the logic 
faults will repeat in time. This is actually the situation in Figure 
4. Bursts with extremely small inactive times and long-duration 
active times (as compared to the clock duration) will behave 
similary as having  a single long active time. Sometimes these 
IRFs are referred to as semi-intermittent resistive faults. 
B. Detection  of Bursts of Short-Duration Resistive Pulses 
 In the case the resistive pulses are much smaller than the 
clock, the situation is more difficult. Depending on the location 
in time of an IRF pulse/burst (four cases), no logic faults will 
occur. Only in the case of the existance of a pulse during the 
rising clock edge, there could be a very small chance that a logic 
fault would occur. As also the duration is smaller than the clock, 
the RC time will not affect the circuit. It is hence in practice not 
possible to detect such an IRF via a logic fault. This makes the 
IRF detection quite difficult.  
 One possible other option is to detect  short pulses of analog 
values of a voltage (or current) in the circuit as ocurring in 
Figures 5 and 6. A number of circuits have been suggested in the 
past to handle related tasks, like late transition detection  [14]. 
 
Figure 7.  Possible logic circuit to detect very small IRF-related pulses (smaller 
than the used clock duration).  
 One possibility is to use a number of flip-flops, say ten, 
receiving the same input in parallel, but with different clock 
delays (using the internal clock of the system). The flip-flop 
outputs are all connected to a multi-input OR gate, basically 
detecting any output differences. An string of e.g. inverters 
creates increased clock delays. The minimum delay is the 
inverter delay (45nm, 4ps), while the maximum delay is roughly 
equal to the clock period (3GHz, 0.3ns). 
 The circuit in Figure 7 has been simulated in Cadence with 
the 45nm CMOS NAN library. The results are shown in Figure 
8. The top signal A shows some IRF-derived pulses, shorter than 
the clock period; simulations have shown that these voltage 
pulses can indeed result from occuring IRFs. Next, the used 
clock is shown. The output voltage Out shows that the pulses are 
all being detected. Experiments have shown that the position of 
the pulses does not influence the result. The minimum duration 
of the pulses do play a role. Below 120ps not all pulses are being 
detected (in the case of 10ps, only 50%). 
 
C. Data Logging, Time Stamps and Environmental Conditions 
 The moment an IRF is being detected by the transition 
detection circuit (TDC, Figure 9), a flag is raised to enable the 
measurement of the most local temperature, e.g. via a diode-
based or our ring-oscillator embedded instrument [15] possibly 
using the IJAG standard IEEE 1687. At almost the same time the 
local power-supply Vdd is determined, e.g. also via our multi-
purpose ring oscillator [15]. Several high risk regions, e.g. many 
serial vias or TSVs, can be determined by Inductive Fault 
Analysis Techniques (IFA) [16]. Any vibration could be 
monitored via existing MEMS-based sensors [17], not 
necessarily locally integrated on-chip or even on top of the chip, 
but e.g. located on e.g. the SoC-housing PCB. An internal clock 
in the SoC provides a timestamp of the IRF event. All this data 
can be loaded in an on-chip NVM, but also an external memory 
could be used. The global set-up of the scheme is shown in 
Figure 9. This  data can be employed  later on by a maintenance  
 
  
Figure 8.  The simulation results of the pulse detection circuit. A (top) are the 
IRF-related input pulses, the second line is the clock (1GHz) and finally Out 
(bottom) is the resulting output voltage. 
 
Figure 9.  Possible set-up for a (partly on-chip) datalogging system to enable 
greatly improved debugging facilities for NFFs in the test lab. 
 
engineer for IRF debugging purposes; actually the same 
infrastructure can be used to be sure by measurement  that the 
same conditions were present at the moment  the IRFs appeared. 
 It is obvious that this suggested infrastructure only makes 
sense in highly dependable systems, like avionics. In this case, it 
could greatly reduce the debug time of NFFs and hence (repair) 
costs. 
 
V.  ENHANCING THE PROBABILITY OF EVOKING IRFS 
As discussed before, the first problem in IRFs is the moment 
of occurrence, which can be any time in the future; major issue 
is that in worst cases it occurs rarely, and hence a very long test 
time is required or an online test solution has to be found. In this 
section a potential approach is presented. 
 
A. Increasing the Probability of Evoking IRFs in General 
Probably the most difficult part with regard to IRFs is to be 
able to evoke the event within a reasonable (test) time scale. It is 
stressed that one has to think rather in terms of stochastic than 
deterministic occurrence of IRFs. It has been shown, that IRFs 
caused by bad interconnections (lines, vias, TSVs) are sensitive 
to low and high temperatures, as well as vibration.  Actually, the 
large IFDIS system of Universal Synaptics [5] uses both. 
Temperatures between -700C and 1700C are used, and vibrations 
with 50mm displacement at low frequencies (20Hz – 50Hz) 
applied to evoke NFFs. It is stressed that this bulky test set-up is 
being used for large electrical modules and the wiring and 
connectors in between. 
Based on this, the following idea has emerged with regard to 
e.g. interconnections between IPs in a System-on-Chip and 
potential IRFs. Try to locally heat up the temperature on-chip 
near a layout-based high-risk IRF area (using standard IFA 
techniques [16]) and by removing the heat subsequently (cool 
down after heating). By repeating this, a kind of temperature 
cycling is emulated, also causing mechanical stress (low 
vibration frequency). Both will increase the probability that e.g. 
cracks in vias and TSV will detoriate momentary. 
The question remains to what extend this can be emulated 
on-chip. It is reminded that the structures in a SoC are extremely 
small, and hence not the same temperature and vibration 
requirements hold as in the case of IFDIS [5]. 
 
B. Increasing the Probability of Evoking of IRFs at Chip Level 
We have investigated the possibilities of the above using a 
practical industrial example. We used a 90nm CMOS 
heterogeneous multi-processor SoC. It uses an LFBGA 233 
package, having a thermal resistance of junction-to-ambient of 
33oC/W. Assuming an ambient temperature of 21oC and a 
maximum power dissipation of ~1000mW, the junction 
temperature will rise to 53oC in the case of maximum power 
dissipation. The possible change in temperature of the package is 
given to be 6oC/s, meaning a cool down to ambient would take 5 
seconds. This results in a very low mechanical vibration 
frequency of 0.2 Hz.  Compared to the large IFDIS system, the 
maximum temperature and change is only 30%, while the 
mechanical vibration frequency is a factor 10 lower. Using the 
thermal expansion parameter of silicon to be 2.6*10-6 oC-1 and a 
TSV of 1μm deep with a crack, around 0.1 * 10-3µm change in 
length would result. How this would affect the actual IRF 
resistance of a crack / void has to be shown empirically. 
However, the above calculation is based on the global 
temperature changes of the whole chip. Locally on chip, the 
temperatures can be monumentally much higher very near the 
source of power consumption, as is the mechanical vibration 
frequency resulting from rapid temperature changes; temperature 
variations have shown to follow 10 kHz changes at a few µm 
distances [18].  Our research is still continued in this area. A 
very recent interesting paper [19] relates to a somewhat similar 
issue, basically trying to emulate a burn-in infrastructure on-
chip.  
 
VI. CONCLUSIONS 
 In this paper, the effects of a special category of No Faults 
Found, being single intermittent resistive faults have been 
discussed. IRFs result from interconnection flaws which are 
random in time, but not in location(s). They are extremely 
difficult to detect and diagnose and are hence very costly. Future 
processing nodes are likely to encounter NFFs much more than 
nowadays. A simulation fault-injection model for intermittent 
resistive faults has been developed, based on measurement 
experiences. The parameters in this simulation fault injection 
model can be extended and changed at will. A simple digital 
example has been investigated; at several locations (inputs and 
power lines) this type of fault was introduced and its outputs and 
currents investigated. Especially IRFs in the power line have a 
significant influence on logic and Iddt currents. Detection of IRF 
related pulses has been discussed and a possible solution for the 
difficult case of very short pulses provided and validated. 
Monitoring output voltages and power-supply currents, together 
with power-supply and temperature/vibration data can log 
potential anomalies accompanied by a time stamp and 
subsequently stored in a log memory to support debug later on. 
In terms of scalability of the approach, a (top) ranking of the 
probabilities of IRF locations is suggested via existing inductive 
fault analysis (IFA) techniques. Finally, an innovative approach 
to emulate on-chip elevated temperature and even mechanical 
stress (vibration) could help to enhance the probability of IRF 
evoking. 
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